Manufacturing disturbances are inevitable in the fabrication of integrated circuits. These disturbances will result in variations in the delay specications of manufactured circuits. In order to capture the impact of these variations on the delay behavior of these circuits we propose a pair of statistical delay m o dels for use in logic design. These models abstract the real variations from the process level and can be used for statistical delay analysis and optimization in logic design and synthesis while oering an eciency vs. accuracy tradeo.
Introduction
Manufacturing disturbances result in variations in the delay specications of the nal manufactured circuits. As advanced technology keeps shrinking the size of transistors, this problem becomes more serious. This is because the disturbances do not scale down proportionally with the scaling down of technology as the disturbances are inherently uncontrollable. For example, a 0 : 25m misalignment causes 17% error in the 1:5m transistor, but will cause 50% error for 0:5m technology. This variation directly translates to variations in the delays of individual gates in the circuit and eventually to variations in the overall delay of the circuit. This increased ratio of unpredictable variations makes it increasingly dicult to be ignored. On the other hand, handling these variations by assuming a worst case bound results in loss of available performance, which translates to loss of competitive edge. This provides the motivation to examine the consideration of these variations during the design of logic circuits.
W e propose a statistical delay m o deling framework, comprising of two m o dels, where we abstract the eect of these variations as random variables which directly inuence the delays of gates in the circuit. W e point out the requirements on such a model that come from the delay analysis and optimization stages in logic design, and specically target our models for ease of use in logic design or synthesis. Between them, the two models oer a range of eciency and accuracy.
Requireme nts on the Delay Models
There are several driving forces that inuence the choice of statistical delay models. The rst of these arises from the need to capture the correlations between the dierent parameters at the device and circuit levels.
Correlations between Parameters
W e start by pointing out the eects of the fabrication variations on the delay of devices and gates. The variations in fabrication can be captured at several different levels. At the logic design level, the unit we w ant to handle is a gate. Unfortunately, the delay of each gate is not independent of the others. Consequently, we need to examine the source of independent variations. As shown in Table I , there are several dierent ), a circuit level parameter, is a function of device level parameters of V t ; and C out . In turn, these device parameters are not independent, they come from the same source of process parameters such as t ox ; W ; L and N sub . These process parameters can be considered to be independent primitive parameters and a direct consequence of the fabrication variations. Let us consider the task of simulating the delay behavior of a logic circuit starting with one instance of the process parameters. For an accurate simulation we need to generate all the process parameters independently, giving us a samplep p . This process samplep p can be used to derive a specic device parameters vectorp d as well as a specic circuit parameters vectorp c . I t i s i m p ortant to note that the components ofp d as well asp c are not independent of each other since they depend on the same process parameters. Due to this correlation between them, we need to start the delay simulation from the process parameters. Otherwise, the nal result will be inaccurate as it fails to capture these correlations.
Having emphasized the importance of the process parameters, we next examine the environment in which the statistical models will be used and look at the demands imposed by such an environment.
An En vironmen t for Statistical Delay Optimization
The overall goal of this research is to incorporate the eects of statistical fabrication variations during 1 31 st ACM/IEEE Design Automation Conference ® Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying it is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission. © 1994 ACM 0-89791-653-0/94/0006 3.50 logic design and synthesis. This is accomplished by trying to predict the nal delay behavior of the manufactured circuit, not in terms of a single number or a set of numbers, as is done in worst-case design; but rather as a delay distribution which reects the fabrication variations. Such a delay distribution can be obtained by a statistical delay analysis step [6] , which uses a statistical delay model for individual gates. In such an environment, the goal of delay optimization is to maximize the number of circuits expected to exceed a certain performance level based on the computed circuit delay distribution. Such a delay optimization step can be automated as demonstrated in [5] . This optimization program uses the analysis stage in the inner loop to evaluate the quality of the designs it is considering. Thus it is important that the analysis step be ecient, since it will be used repeatedly. This in turn puts demands on the statistical delay m o dels used during analysis; they must permit an ecient analysis while at the same time not sacrice accuracy. In order to better understand the requirements posed by the analysis stage, we present a brief overview of our analysis technique, the details can be found in [6] .
This approach comprises of two stages: analysis stage and simulation stage In the rst stage, we nd out all the possible critical paths by considering the delay v ariations. In order to enhance the eciency of this analysis, we need to prune out those paths which can never possibly be critical. This is illustrated through the example shown in Figure 1 . Here delay v ariables d 1 ; d 2 , represent gate delays, and lie in the range [1;3] and [2;4] respectively. These bounds on the gate delays reect the fact that the fabrication variations themselves tend to be bounded. In fact, it is precisely these bounds that we exploit to prune out paths that can never be critical. 
Each of these inequalities represents a path in the circuit that is a candidate critical path. The feasibility of each inequality can be evaluated by utilizing the delay bounds of each delay v ariable. Suppose the delay bound of d 2 changes to [3;5] , then the rst of these path delays can be pruned out since d 1 can never be greater than d 2 . When used iteratively at each node of the circuit graph, this procedure trims down the list of candidate critical paths from all the paths in the circuit to a small set which is then used in the simulation stage in analysis.
After obtaining all the statistically longest delay representations, which are represented by the linear combinations of variables, we then enter the second stage where we run the simulations. A process simulator is used to generate the samples for the delay v ariables. Since the process parameters are the source of disturbances, and hence are independent, the correct correlations among the variables can be captured. A ow chart of this procedure is shown in Fig. 2 .
The advantage of using this analysis technique is that it avoids an expensive monte-carlo simulation of the entire circuit and replaces it with the relatively inexpensive monte-carlo simulation of a few path delay expressions. The success of this technique depends on the ability to prune out a large number of paths that cannot be critical. This is accomplished using linear programming techniques and thus requires that path delay expressions be expressed in a linear form. Thus, the requirement imposed by analysis is that the statistical delay models be such that the path delays can be expressed as a linear sum of delay v ariables. The variations of the nal delay o f a n i n tegrated circuit come from the disturbances in the fabrication process. Within a chip, there are two primary variations: global disturbance and local disturbance. Global disturbance is the disturbance which is the same for all the elements inside the chip. Local disturbance is the one specic to each element inside a chip. For example, misalignment of the mask will result in a global disturbance which eects the widths and lengths for all the gates inside the chip. Section 3.1 and Section 3.2 provide two w a ys to abstract the global disturbance. Section 3.3 will discuss the eects of local disturbances.
Delay variables, bounds

Library Variable
The most straightforward way for delay abstraction in the logic design stage is to represent the delay o f a gate (denoted as a node i in the Boolean network) as a random variable N i . Therefore the delay of a path P j can be represented by : delay(P j ) = X node i is on path P j N i
For example, if a path consists of four nodes, with delays N 1 ; N 2 ; N 3 and N 4 , then the delay representation of this path is expressed as delay = N 1 + N 2 + N 3 + N 4 (1) In this case, the numb e r o f v ariables is equal to the number of nodes in the circuit. We need to reduce the number of variables to improve the eciency of analysis. By examining the delay formula for a gate, we can see that the delay has two parts: intrinsic delay and fanout delay. T h us, the delay f o r a n o d e i can be represented as:
where A i represents the driving capability, C i the intrinsic capacitance and C k the load capacitance. For standard cell design, all the mapped gates and their fanout loads are selected from a cell library. Therefore, we can use one random variable L i;j to represent one possible combination of A i C j . The range of each variable L i;j can be determined by running the process simulator with the expression for A i C j described in terms of the process parameters. Then the maximum and minimum values for this AC pair can be obtained. This pair is abstracted as a new variable L k , and the extracted value from the simulation provides the delay bounds for this new variable. Since a library cell is typically used several times in a circuit, the number of dierent combinations of A i C j occurring in the mapped circuit is often much less than the number of nodes. Thus the number of variables can be reduced. Besides, decomposing the delay i n to common primitives also helps the path pruning process in analysis. For example, if there are two random gate delay v ariables N 1 ; N 2 , and each of them consists of two components With this the path delay is expressed as:
For the path delay expression in Equation 1, if
Another advantage of this approach is that the library gate variable is independent of the logic circuit, enabling all the required information for the A C variables to be pre-computed before the logic circuit is given. We do not need to run process simulations to generate the delay bounds for these variables for every design.
Process Variable
The motivation for generating library variables is to reduce the number of variables by nding the common primitives in representing the delay information. In fact, all the delay information comes from the process parameters. If we consider only the global disturbance, all the process parameters will have the same value on a single integrated circuit. This can be used to even further reduce the number of random variables. Unfortunately, the delay of a component is usually a very complex function of the process parameters rather than a linear combination of the process parameters, which is imposed by the eciency requirements of statistical delay analysis. However, if the variations of the process are relatively small, then the delay formula can be approximated by a linear form of the process parameter variables with tolerable errors by utilizing multiple regression techniques [8] . This is a common practice used in device modeling for curve tting. A similar approach has been adopted in statistical timing verication [1] .
Although there are many process parameters, not all of them are used in the multiple regression. The selected parameters to interpret the delay can be predetermined by running the device simulation to see which parameter has signicant eects. In Ping Yang's work [10] , it has been shown that only four process parameters have signicant eects on the delay v ariations. In general, it can be technology-dependent. As in the case of the library variables, we approximate the delay of a path by (3) Here, we only consider global disturbances. So N sub and t ox are the same throughout the chip. Dierent transistors may h a v e dierent sizes. However, the variations for all the widths(W) and lengths (L) are the same if we only consider the global disturbance. The advantage of using the linear form is that now w e have only the process parameters as variables during the analysis stage and their number in addition to being small, is also independent of the size of the circuit. This permits ecient analysis. To illustrate this with an example, consider the delay in Equation 2. Assume that after multiple regression, we can express the library variables in terms of two process variables, P 1 and P 2 as follows: L 1 = P 1 + 2 P 2 L 2 =2 P 1 + P 2 L 3 =0 : 5 P 1 + 2 P 2 then the path delay can be expressed as: delay = N 1 + N 2 + N 3 + N 4 = 2L 1 + 2 L 2 + L 3 =6 : 5 P 1 + 8 P 2 (4) Now the various path lengths can be directly compared by comparing their expressions in terms of the two process parameters, making the feasibility c heck using linear programming comparatively very simple.
Some typical results for the errors versus the variations are shown in Table II . In this experiment, all process parameters are assumed to have uniform distributions. \Sample range" refers to the range for the process parameters used in the derivation of the linear using multiple regression. \Check range" refers to the range from which sample process parameters were generated for use in the linear form. From these results we can see that the linear approximation can get accurate results when the variation range is small. This error, however, becomes more signicant ( 10%) when the variation of each parameters increase to 50%. This limitation makes the process variable approach only suitable for small variations. 8.12% Figure 3 shows the use of the library and process variables as two alternate models in this framework.
Local Disturbance
Local disturbance can potentially result in large variations [4] . There are three types of local disturbances across the die : random variations, edge eects and striation eects. The latter two cases depend on the nal layout, which i s b e y ond the modeling scope at In practice, local disturbances are more signicant in analog circuit design, where a perfect match b e t w een two elements might be crucial for correct functioning. For our purpose of delay analysis of the complete circuit, the eects of the local disturbances tend to cancel each other. Therefore, local disturbance is intentionally ignored for eciency [2] [3].
Experiments
In this section we describe the experiments conducted to compare the eciency and accuracy of the two dierent modeling approaches. The process simulator in Figure 2 has a complicated built-in model based on the real process technology. In the absence of access to any real technology, the process simulator is replaced by simple analytical solutions. The equivalent geometry of the complex gates is derived from a standard cell library lib2.genlib.
With these, the analytical solutions for all the gate cells can be built up. They are formulas in terms of the process parameters and serve as input for process simulator. Delay bounds of all library variables L i;j for all the cells are calculated for the library variable case. Multiple regression is then used to approximate the library variables in terms of the linear combination of process variables. Both these procedures are preprocessing steps conducted once for each library and not once for each circuit and thus can be stored in a \statistical variable library".
In order to compare the eciency and accuracy of the library and process models, we used each of them for the statistical delay analysis of some benchmark circuits. These results have been shown in Table III . In these experiments, a 25% disturbance is assumed for each process parameter. The columns under \mean" and \variance" represent the expectation and variance of the delay distribution for that benchmark circuit. \CPU" refers to the CPU time in seconds on a SPARCstation to nish the statistical delay analysis. These results show that process variables can achieve t w o orders higher eciency with only a little loss of accuracy compared to the result with using library variables. This is consistent with the results from Table II . From Table II, we can also see that process variable does not perform very well for a larger variation range in the process parameters. For that case, as shown in Figure 3 , the library variable is the only choice to get acceptable accuracy for the nal delay distribution for the circuit.
Relationship to Previous Work
There have been several dierent research eorts in the area of statistical modeling and statistical design. It is important to clearly set this research in the context of previous results. In the design of high performance circuits, statistical design is required to increase the likelihood of obtaining fast circuits. Statistical design techniques have been well applied at the level of physical design [9] . The typical approach used here is to adjust the controllable parameters during the physical design so as to reduce the sensitivity to the manufacturing disturbances or to maximize the yield according to the variation of parameters. Some approaches for statistical modeling are discussed in [7] . Most of them consider the precision and eciency at the device level which is not suitable for the logic design of large scale digital circuits.
In contrast to this, we propose statistical delay models which deliver high eciency, accuracy and exibility for logic circuit design and synthesis. These models can abstract delay v ariations to serve as the basis for the statistical delay analysis [6] in logic design. This distribution curve for the circuit delay can help price the chips in a procedure called speed grading. An accurate delay distribution is also a necessity for statistical delay optimization [5] . 6 
Conclusions
In this paper, we h a v e proposed a new framework for statistical delay m o deling. In this framework we describe two delay models, a library model and a process based model, for use in statistical delay analysis. Both these models are driven by the need for eciency during analysis without signicant loss of accuracy. W e show that for small fabrication variations, the process based model provides for very fast analysis. However, as these variations increase, this eciency comes at the expense of accuracy. In this case recourse has to be taken to the library delay model which provides the accuracy at the cost of slowing down the analysis.
